





Design rules and yield...

- Minimum length or width of a feature on a layer is 2λ
 - To allow for shape contraction
- Minimum separation of features on a layer is 2λ
 - To ensure adequate continuity of the intervening materials.

Modern VLSI Design 4e: Chapter 2

Copyright © 2008 Prentice Hall PTR



Transistor problems

- Varaiations in threshold voltage:
 - oxide thickness;
 - ion implanatation;
 - poly variations.

Modern VLSI Design 4e: Chapter 2

- Changes in source/drain diffusion overlap.
- Variations in substrate.

Copyright © 2008 Prentice Hall PTR









Scaling model

Assume that all the basic physical parameters of the chip are shrunk by a factor 1/x:

$$\blacksquare \lambda \to \lambda / x.$$

- $\blacksquare W \to W/x, L \to L/x.$
- $\bullet t_{ox} \to t_{ox}/x.$

$$\blacksquare N_d \to N_d/x.$$

Modern VLSI Design 4e: Chapter 2



$\hat{k}'/k' = x \quad \hat{v}_t = V_t / x \qquad \hat{l}_d = \left(\frac{\hat{k}}{k}\right) \left(\frac{\hat{w}/\hat{L}}{W/L}\right) \left[\frac{(\hat{v}_{gs} \cdot \hat{v}_t)^2}{(V_{gs} \cdot V_t)^2}\right] \\ = x \left(\frac{1/x}{1/x}\right) \left(\frac{1}{x}\right)^2 = \frac{1}{x}$ • Saturation drain current scales as 1/x. • Capacitance scales as 1/x. • Total performance over scaling: - [C'V'/l']/[CV/l] = 1/x So, as the layout is scaled from λ to $\hat{\lambda} = \lambda/x$, the circuit is actually speeded up by a factor "x"



