

Topics

- Basic fabrication steps.
- Transistor structures.
- Basic transistor behavior.
- Latch up.

Our technology

- Technology node: 500/180 nm
 - Assume 1.2V supply voltage.
- Parameters are typical values.

We need to study fabrication processes and the design rules that govern layout.

Fabrication services

- Educational services:
 - U.S.: MOSIS
 - EC: EuroPractice
 - Taiwan: CIC
 - Japan: VDEC
- Foundry = fabrication line for hire.
 - Foundries are major source of fab capacity today.

Fabrication processes


- IC is built on silicon substrate:
 - some structures diffused into substrate;
 - other structures built on top of substrate.
- Substrate regions are doped with n-type and p-type impurities. (n+ = heavily doped)
- Wires made of polycrystalline silicon (poly), multiple layers of aluminum (metal).
- Silicon dioxide (SiO_2) is insulator.

Forming components on Silicon

Components are formed by a combination of processes:


- doping the substrate with impurities to create areas such as the n^+ and p^+ regions;
- adding or cutting away insulating silicon dioxide, or SiO_2 on top of the substrate;
- adding wires made of polycrystalline silicon (*polysilicon*, *also known as poly*) or metal, insulated from the substrate by SiO_2

Metal Oxide Semiconductor (MOS)



Cross-section of a MOS transistor





Simple cross section



Photolithography


Mask patterns are put on wafer using photo-sensitive material using light:





Process steps, cont'd


5. Start adding metal layers:



Modern VLSI Design 4e: Chapter 2

Copyright © 2009 Prentice Hall PTR

0.25 micron transistor (Bell Labs)




Modern VLSI Design 4e: Chapter 2

Copyright © 2009 Prentice Hall PTR

Transistor layout

n-type



This layout is of a minimum-size transistor.

Modern VLSI Design 4e: Chapter 2

Copyright © 2009 Prentice Hall PTR