





Characteristics

- n Consumes static power.
- n Has much smaller pullup network than static gate.
- n Pulldown time is longer because pullup is fighting.

Modern VLSI Design 4e: Chapter 3

Copyright © 2008 Wayne Wolf

Output voltages

- n Logic 1 output is always at V_{DD} .
- n Logic 0 output is above Vss.
- n $V_{OL} = 0.25 (V_{DD} V_{SS})$ is one plausible choice.

Modern VLSI Design 4e: Chapter 3

Copyright © 2008 Wayne Wolf

Producing output voltages

- n For logic 0 output, pullup and pulldown form a voltage divider.
- n Must choose n, p transistor sizes to create effective resistances of the required ratio.
- n Effective resistance of pulldown network must be comptued in worst case—series ntypes means larger transistors.

Modern VLSI Design 4e: Chapter 3

Copyright © 2008 Wayne Wolf

Transistor ratio calculation

- n In steady state logic 0 output:
 - pullup is in linear region, $V_{ds} = V_{out} (V_{DD} V_{SS})$;
 - pulldown is in saturation.
- n Pullup and pulldown have same current flowing through them.

Copyright © 2008 Wayne Wolf

Transistor ratio, cont'd.

n Equate two currents: $-I_{dp} = I_{dd}$. n Using 0.5 mm parameters, 3.3V power supply: $-W_p/L_p / W_n/L_n = 3.9$.

Modern VLSI Design 4e: Chapter 3

Copyright © 2008 Wayne Wolf

DCVS logic

- n DCVSL = differential cascode voltage logic.
- n Static logic-consumes no dynamic power.
- n Uses latch to compute output quickly.
- n Requires true/complement inputs, produces true/complement outputs.

Modern VLSI Design 4e: Chapter 3

Copyright © 2008 Wayne Wolf





