













Power consumption analysis

- Almost all power consumption comes from switching behavior.
- Static power dissipation comes from leakage currents.
- Surprising result: power consumption is independent of the sizes of the pullups and pulldowns.

```
Modern VLSI Design 4e: Chapter 3
```

Copyright © 2008 Wayne Wolf





Observations on power consumption Resistance of pullup/pulldown drops out of energy calculation. Power consumption depends on operating frequency. Slower-running circuits use less power (but not less energy to perform the same computation).

Speed-power product

- Also known as power-delay product.
- Helps measure quality of a logic family.
- For static CMOS:
 - SP = P/f = CV².
- Static CMOS speed-power product is independent of operating frequency.
 - Voltage scaling depends on this fact.

Modern VLSI Design 4e: Chapter 3

Modern VLSI Design 4e: Chapter 3

Copyright © 2008 Wayne Wolf

Copyright © 2008 Wayne Wolf











- b: Increasing capacitance/resistance reduces input slope.
- c: Similar to parasitics at b, but resistance near source is more damaging, since it must charge more capacitance.



Driving large loads

Copyright © 2008 Wayne Wolf

- Sometimes, large loads must be driven:
 off-chip;
 - long wires on-chip.
- Sizing up the driver transistors only pushes back the problem—driver now presents larger capacitance to earlier stage.

Modern VLSI Design 4e: Chapter 3





Copyright © 2008 Wayne Wolf

- Use a chain of inverters, each stage has transistors a larger than previous stage.
- Minimize total delay through driver chain: $-t_{tot} = n(C_{big}/C_g)^{1/n} t_{min}.$
- Optimal number of stages:

$$-n_{opt} = \ln(C_{big}/C_g).$$

 Driver sizes are exponentially tapered with size ratio α.

Modern VLSI Design 4e: Chapter 3